Computer Organization - for System and Application Programmers

Lecture on

Computer Organization

for System and Application Programmers

Walter Kriha

Goals

- Learn a canonical computer architecture and associated data and control flow
- Understand the instruction set as the programming interface to the cpu
- Learn how peripheral devices are accessed
- Understand the event based structure of CPU and OS
- Learn about the memory subsystem and how the OS handles it.
- Think performance

This part will not turn you into a hardware or system software specialist. But it will provide a basic understanding of how a computer works. Some patterns like the cache handling algorithms are equally important for application design.

Overview

- State machines and clocks
- Computer architecture, components, data and control, protection
- Computer organization: memory, devices, I/O, interrupts
- Firmware
- Instruction set, assembler and how a program is executed
- The execution environment of a program: memory, CPU


How is a byte written to a printer? How does a computer react on inputs?

Principles

- Layering of functionality to provide abstractions and independent variation
- Caching data to save access costs
- A bus to provide a means for future extensions
- Synchronous vs. asynchronous communication
- Speed vs. size
- optimization vs. genericity


You will learn that many low-level hardware principles or architectures are actually general principles: e.g. a bus is a communication platform and interface which can be represented in hardware OR software. Caching is a performance principle also in hardware OR software. Many of those principle will be extremely useful for application development as well.

Synchronous Systems




Hardware mostly operates in a synchronous mode: request time, delay etc. are strictly defined. If a response does not come after the specified delay the system halts with a fatal error. Compare this to network communications in distributed systems where errors usually show up as timeouts. Simple combinatorial logic depends exclusively on the clock for result calculations.

Combinatorial Logic




A simple multiplex component with truth table. From Carpinelli pg. 17. See next slide for implementation.

Implementation of Combinatorial Logic



A simple multiplex implementation. Please note that the result depends ONLY on the inputs provided. The component itself does NOT keep state.

State Machines




A State Table

Current State	Inputs	Next State	Outputs
asleep	Alarm: on Weekday:X	Awake in bed	Turn off alarm
Awake in bed	Alarm:off Weekday: Y	Up	Do not turn alarm off
Awake in bed	Alarm: off Weekday: N	Sleep	Do not turn alarm off
More states: asleep with alarm off, up,			


A state table captures all possible input events, states and output events. Inputs have to be unambiguous, i.e. for every state an input event can occur only in one row of the whole state table. State machine simulators (like Rhapsody or statemate from ilogics) check state tables for consistency. (taken from Carpinelli pg. 54, slightly mod.)

A State Diagram (Moore)




A state can either shows states in bubbles and events as arcs. Outputs can be shown together with the state (Moore machine) or with the events (Mealy machine). Inactive outputs are not shown. State diagrams capture the same information as state tables. Moore machines are easier to implement because their output depends only on the current state. But if a state has different inputs resulting in different outputs a Moore machine needs a separate state for each output.

A State Diagram (Mealy)



A Mealy machine shows input/output combinations at the arcs of a transition. Different outputs can end up with the same state. (See Carpinelli chapter 2)

Von Neumann Machine



The speed of the address and memory bus is very critical for a vNM as it must read instructions and data into the CPU for processing.

Von Neumann Machine: Execution Cycle

Fetch

Read the address of the next instruction (PC) into instruction register.

Decode

The decoder part of the CPU translates the instruction into an executable format

Fetch operands

If the operation needs operands (parameters) they need to be accessed, eg.

Through memory cycles to RAM.

Execute

The ALU performs the operations and writes the results to registers or memory.

Result flags are set.

Update instruction counter

The Program Counter is updated and the cycle repeats itself

Fixed CPU resources work alternating on arbitrary instructions or data


Morphware and Configware

Programmable: Type of flexible Computations, whereas a Sequence of Instructions is loaded and executed in the Time Dimension by using one or several Processing Elements

Type of flexible Computations, whereas only one or a few Configurable: Instructions per Processing Element are loaded and the b) Execution is performed in the **Dimensions of Space** and Time (-> Area) concurrently General Term, which expresses the Features of a Reconfigurable: Hardware Architecture to be configured more c) than once (-> Technology dependent) Dynamically Reconfigurable: Type of Reconfigurations, which realizes Modifications of Configurations during Run-time of the System. This is also called run-time reconfiguration (RTR), on-the-fly reconfiguration or in-circuit reconfiguration

From: Morphware and Configware, Reiner Hartenstein, TU Kaiserslautern http://hartenstein.de . Also in "Nature based computing". Traditionally algorithms are flexible, resources (CPU) are fixed. Modern designs of FPGAs make resources flexible as well. The configuration usually happens BEFORE runtime, sometimes during runtime. Configurable resources do not suffer from the von Neuman bottleneck. Configware is much cheaper and faster than ASIC development.

Route Configuration



Configurable logic blocks are connected ("programmed") at config time. From: Morphware and Configware, Reiner Hartenstein, TU Kaiserslautern http://hartenstein.de . Re-configuration can mean self-healing in case of defects through radiation etc.

Flowware vs. Procedural Prog.

language category	Software Languages	Flowware Languages
sequencing managed by	read next instruction, goto (instruction address), jump (to instruction address), instruction loop, nesting, <i>no parallel loops</i> , escapes, instruction stream branching	read next data item, goto (data address), jump (to data address), data loop, nesting, parallel loops, escapes, data stream branching
data manipu- lation	yes	not needed
state register	program counter	single or multiple data counter(s)
Instruction fetch	memory cycle overhead	no overhead
address com- putation	massive memory cycle overhead	drastically reduced overhead

"Currently a typical CS graduate with von-Neumann-only mentality does not have the skills needed for HW / CW / SW partitioning decisions, nor the algorithmic cleverness needed to migrate an application from software onto an FRGA." (from Hartenstein..)

Instruction Sets


- Bytecodes for virtual machines
- Machine code for real CPUs

Functions of a CPU Instruction Set

- Arithmetic (integer, decimal)
- Shift, rotate (with or without carry flag)
- Logical (and, or, xor, not)
- string (move, compare, scan)
- control (jump, loop, repeat, call, return)
- interrupt (initiate, return from, set, clear IF)
- stack (push, pop, push flags, pop flags)
- memory (load, store, exchange byte or word)
- processor control (mode, escape, halt, test/lock, wait, no op)
- input/output (in, out, byte or word)
- misc (adjust, convert, translate)

Some of these functions are critical and cannot be used in user mode by applications. Those are so-called privileged instructions (e.g. halting the CPU, input and output to devices, changing the mode bit). If those instructions where public, an application could easily destroy other applications or the whole system, disk etc. Only by using special commands (traps) can application switch over to run kernel code. This kernel code has no limitiations and can do whatever the instruction set allows.

Byte Code for Virtual Machines



A Java Bytecode Example

```
class stringtest {
    static public void main(String [] args)
{
        String test1 = "AnExample";
        String test2 = "AnExample";
        if (test1 == test2) {
            System.out.println("Expected");
        }}}
```


```
here a dump created with: javap -c -1 ....
Method void main(java.lang.String[])
    O ldc #2 <String "AnExample"> <--- laden des
operand stack vom
constant pool index 2
    2 astore 1
    3 ldc #2 <String "AnExample"> <--- gleicher
Index hier verwendet:
    5 astore 2
    6 aload 1
    7 aload 2
    8 if acmpne 19
   11 qetstatic #3 <Field java.io.PrintStream
out>
   14 ldc #4 <String "Sach ich doch">
   16 invokevirtual #5 <Method void
println(java.lang.String)
   19 return
```

An understanding of the internal Java VM model is needed. The Java bytecode assumes an array of local variables (named xxx_1 or xxx_2 etc.) and an operand stack. Operations are performed on the operand stack only where e.g. an add instruction pops two values from the stack, performs the add and pushes the result again on the operand stack.

Instruction Set Example


4 bits	2 bits	2 bits	2 bits							
opcode	operand #1	operand #2	operand #3		ADD A,B,C	1010 00 01 10			0	
			((a)						
4 bits	2 bits	2 bits								
opcode	operand #1	operand #2			MOVE <i>A,B</i> ADD <i>A,C</i>	(A=B) (A=A+C)	1000 1010			
			((b)						
4 bits	2 bits									
opcode	operand				LOAD <i>B</i> ADD <i>C</i>	(Acc=B)	0000			
		l			STORE A	(Acc = Acc + C) (A = Acc)	1010 0001			
			((c)						
4 bits										
opcode					PUSH B PUSH C	(Stack = B) (Stack = C, B)	0101 0110			
	l				ADD	(Stack = B + C)	1010			
					POP A	(A = stack)	1100			
			((d)						

The Instruction Set as an Abstraction (Interface)



The simple move instruction tells the CPU to put the contents of register 1 into the data register and to put the target address 0x6E into the address register. Then the CPU puts the write signal onto the control line, address and data register put their content onto the memory bus and the memory interface understands this as a write command. It takes the data from the bus and puts them into the requested address.


Assembly Language Processing




Computer Architecture

- CPU Architecture
- Address, Data and Control
- Input/Output
- Interrupts


CPU Architecture



Read and Write operations




Subsystems




Devices and Peripherals

- Bus Systems
- Interrupts vs. Polling
- Bus Masters (DMA)
- Device Driver Architecture


I/O Subsystem




Bus Mastering (DMA)



Serial Communications




Device Events: polling vs. interrupts




What happens if a device has some data ready for a program? How should the CPU learn about this fact? With interrupts a device can signal a state change ASYNCHRONOUSLY at the CPU. This is more complicated but performs better.


Device Events: polling




With polling the CPU regularly checks the status register of a device controller to see if it signals new data. If it does, the CPU reads the data port from the device Controller. If the CPU does not check freuquently enough, data can be lost. If it checks too often, performance suffers because the cycles are missing for other tasks. Polling is a design pattern that can be used everywhere, not just in device programming. A special case of polling is "busy waiting" where the waiting time is guaranteed to be so short that setting up and handling interrupts is actually slower. E.g. multi-processors sometimes use spin-locks where a program polls for access to a resource instead of giving up control and sleep




Here the device has a direct connection to an interrupt line of the CPU. The device uses this line to report an event. The CPU (if interrupts are not locked for the moment) will immediately stop regular processing, save the current state and start interrupt processing. The CPU will ask the device for a vector which is simply an index into a table of interrupt handlers in memory. When the CPU has the vector it will load the start location of the interrupt handler and run it. The handler gets the data from the device and forwards it to higher device driver levels. Some CPUs do not use vectors and leave saving the current state to the handler code. This can perform better but is harder to program.





Device Controller: Abstraction over Devices



Device Controllers create an abstract interface (low level) over hardware. Typical controllers offer data and control ports where one can select different modes of operations and exchange data with the device. Here the 8255 drives with on port the speaker ON/OFF signal which can be used to make the PC speaker beep. Notice that to the CPU the controller looks like some memory regions.

Beep

```
; I/O address of speaker port
pospeaker
                      0x300
                      0x400
                                              ; I/O address of timer chip port
timer2
                equ
                      0xFFFF
                                              ; how long a tone should last
wait
                equ
.code
                       al, pospeaker
                                              ; save the current speaker status
               in
               push
                                              ; save it on stack
                      ax
                       al, 0x03
                                              ; set 2 lowest bits
                or
                      pospeaker, al
                                              ; write it to speaker (ON)
                out
                      al, 90
                                              ; initial frequency
               mov
L2:
                      timer2, al
                                              ; set frequency in timer
                out
                       cx, wait
                                              ; loop count to hold tone
               mov
L3:
               100p L3
                       a1,1
                                              ; change frequency
                sub
                       L2
               jnz
                                              ; start playing new note
                                              ; get old port status from stack
                       ax
                pop
                and
                       al, 0xFD
                                              ; clear two lowest bits (OFF)
                       pospeaker, al
                                              ; write to speaker port
                out
```

this little program uses timer chip and parallel I/O chip of the IBM PC to play some tunes on the pc speaker. In effect, the timer chip offers a method setFrequency(Byte frequency) and the PPI offers startSpeaker(Boolean state) and Byte getState(). Without an operating system a programmer who wants to use the speaker would have to paste this code into the program. And what would happen if two programs would like to use the speaker at the same time?

Device Driver (lower half)

```
PRIVATE beep (int f) // determines beep frequency
{ /* a CTRL-G written to a terminal will make it beep. On a PC this means transforming
the CTRL-G event into a request to the PC-speaker. This routine is hardware dependent */
int x, k;
lock(); // disable interrupts
port out(TIMER3, 0x86); // set timer mode to channel 2
port out(TIMER2, f & BYTE); // load low order bits of frequency into timer
port out(TIMER2, (f >> 8) & BYTE); // load high order bits of frequency into timer
port in(SPEAKERPORT, &x); // save current speaker port status
port out(SPEAKERPORT, x | 0x3); //set two lowest bits at speaker port
for (k = 0; k \le WAITTIME; k++)
              ; // do nothing but wait
port out(SPEAKERPORT, x); // set speaker port to previous state (turn beep off)
unlock(); // enable interrupt
```

Notice that interrupts are locked during beep and that the delay is fixed. You would not want to expose this directly to applications as they could use a long delay to basically prevent the operating system from handling events. A better implementation would use a queuing mechanism instead of just locking interrupts. (example modeled after Tanenbaum, MINIX pg. 522). Interrupt routines also belong to the lower half.

Device Driver (upper half)

```
From Application:

switch (tty_mess.m_type) {

case TTY_CHAR_INT: do_char(&ttymess); break;

case TTY_READ: do_read(&ttymess); break;


case TTY_WRITE: do_write(&ttymess); break;

case TTY_IOCTL: do_ioctl(&ttymess); break;

case TTY_CANCEL: do_cancel(&ttymess); break;
```


The upper half of a driver receives commands from applications, sometimes through another even higher level interface. Generic device processing is done by these upper half routines. If device specific processing is necessary, then the lower half routines are called. This example is taken from MINIX (Tanenbaum) where the device driver is itself a process running in kernel mode.

File Abstraction on top of Driver




Unix systems put another abstraction on top of devices: everything is a file. By using file commands applications can treat devices just like regular files. Please note that we have not talked about security yet but this mapping seems to be an excellent point to do access control as well....

All Interfaces for devices




Encapsulating hardware differences and offering a higher level interface has been the main operating system job at the beginning. Multi-tasking and multi-using has even more demands on an operating system with respect to resource sharing, protection, performance and security.

Memory Hierarchy




Access time and capacity are exactly reversed. To keep prices reasonable a compromise between size and speed must be met. The trick is to use caching as much as possible to keep frequently used data in the small but fast areas of the memory hierarchy. Virtual memory management allows us to treat non-Ram space like discs as memory extensions invisible to programs.

Basics of Resource Management: Caching




Caching is quite easy as long as we do not have concurrent processes or even worse: multiple CPUs working on shared memory. These CPUs can end up having different versions of one memory location in their caches. In most multiprocessor design direct write through is used therefor.

Different Multiprocessor Memory Architectures




Caching Architectures (1)



A cache is only a mapping function that maps a larger number of resources into a much smaller set of resources. This function can be a) direct b) associative c) set-associative. In any case it requires that the resources are chunks of equal size. A part of the resource (e.g. a part of its address is used as index into the cache). If the whole address is used it is an associative cache where the exact position in the cache does not matter. Set associative is a mixture of both and works like a hash.

Caching Architectures (2): direct mapping


The 16 bit address is split into a tag and an index part. The index part must have the size of the cache (10 bit for a 1kb cache)



For a directly mapped cache the original address which comes from the address register of the CPU is split into tag and index fields. This effectively partitions memory in 64 1kb blocks. Every index address exists 64 times in all these blocks. The tag and the index form a unique address. Every address can have only one physical position in the cache. This means if a program uses the addresses 111111 0000000000 and 011111 0000000000 frequently the cache will permanently change contents for the index location 0000000000. This is a disadvantage of the directly mapped cache.

Caching Architectures (3): associative mapping


The 16 bit address is split into a tag and an index part. The index part must have the size of the cache (10 bit for a 1kb cache)



An associative cache does a parallel search of all cache locations for the pattern supplied. In this case the original address (16 bit) supplied by the CPU is matched in one go against all cache locations. If the pattern is found somewhere and it is valid (valid bit not shown) then the data content is returned. Associative memory does not bind a key (address) to a certain position in the cache and avoids the thrashing seen in directly mapped caches. Disadvantage: much more expensive. Mostly used for Translation Lookaside Buffer (TLB) in memory management units.

Arc. (4): n-way set-associative mapping

The 16 bit address is split into a tag and an index part. The index part must have the size of the cache minus the number of ways plus one.



This architecture tries to combine the low price of direct mapping with the speed of associative mapping. Every cache location can have more than one data content, identified by the tuples (tag1, index) and (tag2, index). With two possible tags per index location we speak of a two-way set associative cache.

Design Problems in Caches


- Determining the size of the cache: how big should it be? what is the most cost effective size?
- How is data consistency guaranteed? This is especially important if concurrency issues are present, e.g. multiple CPUs. How does the cache write data back to RAM?
- Replacement policies? When and how to replace cached data with others. Avoid replacing what will be needed soon again.

In every cache you build (believe me, even as an application programmer you will build a number of caches in your live..) you will have to answer those questions.

Determining Cache Size


line size: how many bytes have to be read if a cache line must be loaded from RAM?

How many cache locations are needed?



Bigger is not always better. If the line size gets too big reading and writing many bytes for each cache entry takes longer and longer and may actually reduce speed. The number of cache locations seems to be less critical. Modern systems have ever larger caches.

Cache Consistency




The biggest problem of caches – hardware or software – is to keep caches consistent with the cached data source. Caching requires a clear policy on when to write changed data back to the main store and when to invalidate a cached entry because it got changed somewhere else. These problems are totally independent of operating systems. This multiprocessor system needs mechanisms to prevent CPU2 from reading a stale value from memory. CPU1 should use a write-through policy to write changed data immediately back to RAM. Special hardware needs to track cache contents across processors. If only one CPU is used a write-back policy which only updates the cache immediately is feasible. Changed data are then asynchronously written back to RAM.

Replacement Strategies

In a 4-way set associative cache a cache miss forces you to load a new value. Which of the 4 locations do you replace?

You can use several algorithms to chose: LRU, FIFO etc.



When designing systems you are sometimes forced to chose a selection algorithm. Each one has advantages and disadvantages. Do NOT chose the one with the best performance in certain cases. Chose the one with reasonable performance IN MOST CASES. Chose generality over specialisation. Otherwise your systems and applications tend to break down easily if your assumptions of how they will be used fail. This is true for replacement algorithms, scheduling algorithms, sorting algorithms etc. "I never thought somebody would do this...." is always a bad excuse in systems engineering.

Resources (1)

- John D. Carpinelli, Computer Systems, Organization and Architecture.
 Explains digital logic, CPU and computer components using a simple CPU.
 Only few assembler examples. Focus on how to build a CPU. Statemachines etc. Very good foundation and good to read.
- www.awl.com/carpinelli additional material from Carpinelli's book. Links to good applets with demo cpu systems.
- http://www.dcs.ed.ac.uk/home/hase/simjava/simjava 1.2/examples/app_cache/jarindex.html a simple cache demonstration applet.
 Nice java based toolkit too! (found via www.gridbus.org/gridsim)
- Hennessy and Patterson, Computer Architecture, a quantitative approach.
 The classic on CA. I learnt a lot about the connection between technical design and financial costs from this book.
- Daniel Hillis, a pattern on the stone. A short and wonderful introduction to what computers are. No tech speak involved.
- Tracy Kidder, the soul of a new machine. If you ever wanted to know what makes system designers tick and how it feels to see the first prompt on a new machine...

Resources (1)

Computer Architecture Simulators
 http://www.sosresearch.org/caale/caalesimulators.html A set of
 tools for the simulation of different hypothetical or real
 computer architectures